Serial No.: 09/477,790 - 5 - Art Unit: 2128

## In The Claims

Applicant submits below a complete listing of the current claims, with any insertions indicated by underlining and any deletions indicated by strikeouts and/or double bracketing.

## Listing of the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently amended) A method of synthesizing a reverse model of a control system finite state machine comprising:-

transforming a transition function of a state machine model of the control system finite state machine into a constraint on the reverse model, wherein the reverse model is a reverse model of the finite state machine model; and

applying a parameterization of said constraint to all transitions of the reverse model.

2. (Currently amended) A method of synthesizing a reverse model of an electronic eircuit a finite state machine, the method comprising:

transforming a transition function of a state machine model of said electronic circuit finite state machine into a constraint on the reverse model, wherein the reverse model is a reverse model of the state machine model; and

applying a parameterization of said constraint to all transitions of the reverse model.

- 3. (Currently amended) The method as claimed in claim 2 wherein said electronic eircuit finite state machine includes a logic circuits.
- 4. (Currently amended) The method as claimed in claim 2 wherein said electronic eircuit finite state machine includes a microprocessor.
- 5. (Currently amended) A method of calculating a post-image in a control system finite state machine, the method comprising:

forming a reverse model of said eontrol system finite state machine, wherein the reverse model is a reverse model of a state machine model of the control system finite state machine; and calculating a pre-image in said reverse model, wherein the pre-image in said reverse model is equivalent to the post-image in said control system finite state machine.

- 6. (Currently amended) The method of claim 5 further comprising identifying from a characterization of a model of said control system finite state machine, transitions of said control system finite state machine and reversing said transitions to form potential transitions of a reverse model.
- 7. (Currently amended) The method of claim 5 and further comprising extracting from a characterization of a model of said control system finite state machine, transition functions of said control system finite state machine.
- 8. (Currently amended) A method of calculating a post-image in an electronic eircuit finite state machine, the method comprising:

forming a reverse model of said electronic circuit <u>finite state machine</u>, wherein the reverse model is a reverse model of a state machine model of the <u>electronic circuit finite state</u> <u>machine</u>; and

calculating a pre-image in said reverse model, wherein the pre-image in said reverse model is equivalent to the post-image in said electronic circuit finite state machine.

- 9. (Currently amended) The method as claimed in claim 8 wherein said electronic eircuit finite state machine includes a logic circuits.
- 10. (Currently amended) The method as claimed in claim 8 wherein said electronic eircuit finite state machine includes a microprocessor.
- 11. (Currently amended) The method of claim 8 further comprising identifying from a characterization of a model of said electronic circuit finite state machine, transitions of said

Serial No.: 09/477,790 . -7 - Art Unit: 2128

electronic circuit finite state machine and reversing said transitions to form potential transitions of a reverse model.

- 12. (Currently amended) The method of claim 8 and further comprising extracting from a characterization of a model of said electronic circuit finite state machine, transition functions of said electronic circuit finite state machine.
- 13. (Currently amended) A device for synthesizing a reverse model of an electronic eircuit finite state machine, the device comprising:
- a first store storing bits representative of transition functions of a state machine model of said electronic circuit finite state machine;
- a second store storing bits representative of an estimate of transition functions of said reverse model; and
  - a processing system comprising
- a logical device for transforming said transition functions of the state machine model of said electronic circuit finite state machine into constraints on said reverse model, wherein the reverse model is a reverse model of the state machine model; and
- a parameterization processor for applying a parameterization of said constraints to said estimate of transition functions of said reverse model to form transition functions of said reverse model.
- 14. (Currently amended) A device for calculating a post-image in an electronic eircuit a finite state machine comprising:
- a third store storing bits representative of transition functions of a reverse model of said electronic circuit finite state machine;
- a fourth store storing bits representative of a set of states of a state machine model of said electronic circuit finite state machine; and
- a forming device substituting the state variables of the reverse model by the transition functions of the reverse model to provide a new set of states representing the pre-image of said reverse model, and thus provide the post-image in said electronic circuit finite state machine.

- 15. (Currently amended) A device as claimed in claim 14 further comprising a first store storing bits representative of transition functions of said electronic circuit finite state machine;
- a second store storing bits representative of an estimate of transition functions of said reverse model;
- a logical device for transforming said transition functions of said electronic eircuit <u>finite</u> state machine into constraints on said reverse models; and
- a parameterization processor for applying a parameterization of said constraints to said estimate of transition functions of the reverse model to form transition functions of said reverse model.
- 16. (Currently amended) A device as claimed in claim 13 wherein said estimate of transition functions of said reverse model comprises previous state variables of said electronic eircuit finite state machine.
- 17. (Currently amended) A device as claimed in claim 15 wherein said estimate of transition functions of said reverse model comprises previous state variables of said electronic eircuit finite state machine.
- 18. (Currently amended) The device as claimed in claim 13 wherein said electronic eircuit finite state machine includes a logic circuits.
- 19. (Currently amended) The device as claimed in claim 13 wherein said electronic eircuit-finite state machine includes a microprocessor.
- 20. (Currently amended) The device as claimed in claim 14 wherein said electronic eircuit finite state machine includes a logic circuits.
- 21. (Currently amended) The device as claimed in claim 14 wherein said electronic eircuit finite state machine includes a microprocessor.